Keio University · Faculty of Science and Engineering / Graduate School of Science and Engineering · 教授

Research keywordsfixed-point bit-width optimization・memory-cube interconnects・ODE neural networks on FPGAs・recurrent neural network cores・time-series anomaly detection・GPU shortest-path acceleration

This is a public-data preview. Personalized fit, contact angles, and saved workflows require sign-in.

• A traffic-aware memory-cube network using bypassing2022 · Microprocessors and Microsystems
• An Overflow/Underflow-Free Fixed-Point Bit-Width Optimization Method for OS-ELM Digital Circuit2022 · IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
• Accelerating ODE-Based Neural Networks on Low-Cost FPGAs2021 · 2021 IEEE International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2021 - In conjunction with IEEE IPDPS 2021
• GPU Parallelization of All-Pairs-Shortest-Path Algorithm in Low-Degree Unweighted Regular Graph2021 · ACM International Conference Proceeding Series

• リアルタイム性と全データ性を両立するエッジ学習基盤2017 · -
• 多様な構造型ストレージ技術を統合可能な再構成可能データベース技術2013 · -
• ワイヤレス３次元ネットワークオンチップの最適化2011 · -
• ワイヤレス3次元ネットワークオンチップの最適化

• Official profile